The yield of a VLSI chip depends, among other factors, on the sensitivity of the chip to defects occurring during the fabrication process. To predict this sensitivity, one usually needs to compute the so-called critical area (A c ) which re ects how many and how large the defects must be in order to result in a circuit failure. The main computational problem in yield estimation is to calculate A c e ciently for complicated, irregular layouts. A novel approach is suggested for this problem that results in an algorithm that will solve it e ciently. This paper provides an interactive accurate and fast method for the rapid evaluation of critical area as a design tool with good visual feedback to allow layout improvement for higher yield. The algorithm is compared to other yield-prediction methods, which use either the Monte-Carlo approach (VLASIC) or a deterministic approach (SCA), and is shown to be faster. It also has the advantage that it can graphically show a detailed`defect sensitivity map' that can assist a chip designer in improving the yield of his/her layout.
is the yield associated with the ith step of the manufacturing process. For convenience, the subscript will be omitted and Y will be referred to as the yield of a single processing step. Using the negative binomial distribution, the yield of a single processing step is modeled as Y = 1 + dA c (1) where d denotes the average number of defects per unit of area, the clustering parameter and A c the critical area, de ned by A c = Z 1 0 A(r)D(r)dr (2) A(r) is the area in which the center of a defect of radius r must fall in order to cause a circuit failure. For a given circuit layout C it is de ned as A(r) = Z Z (x;y)2C (x; y; r)dxdy (3) where (x; y; r) = ( 
where p and q are real numbers (typically p 3; q 1 18] ), and c is given by c = (q + 1)(p 1)=(q + p) 3] . The problem in yield estimation is to calculate A c for a complicated, irregular layout.
Existing yield-prediction algorithms are based on one of the following methods:
Deterministic Approaches: Compute A(r) for several values of r by either the virtual artwork method ( 12] , 13]), scan-line method ( 15] , 16]), shape-expansion ( 5] , 17]), or heuristic analytical expressions ( 2] ). Equation (2) is then used to approximate A c , and equation (1) is used to predict the yield.
Monte-Carlo Approach (e.g., 20], 21]): Draw a large number of defects, with their radii distributed according to D(r), check for each defect if it causes a fault, then divide the number of defects causing circuit failures by the total number of defects. Algorithms based on the deterministic approach are usually faster, while the Monte-Carlo approach yields more precise results but needs substantially more CPU time. Hence, neither method is suitable as a precise interactive design tool. In this paper a new analytic approach is suggested that leads to a faster algorithm for computing A c . Such an algorithm can be used as the core of an interactive yield-prediction tool, that can help a VLSI designer to make yield-oriented decisions early in the design process, rather than the traditional approach of completing the layout and leaving the yield issues to the fabrication phase.
The rest of the paper is organized as follows: Section 2 includes the suggested analytic approach, Section 3 describes the algorithm and in Section 4 some numerical and graphic results are presented.
2 Critical Area Analysis -A New Approach
Computing the Critical Area
In general, A(r) is an area measure, and hence can be expressed as an integral, for a given cell C, as was shown in Equations (3) and (4) above.
Let us denote by u an ordered set of coordinates (x; y). Thus
(u; r)du dr (6) Note that u is a two-dimensional point; hence du is an in nitely small area unit. The two integrations are independent, so their order can be changed, yielding
Let us denote by S(u) the internal integral. In fact, S(u) is the defect-sensitivity at point u, i.e., the probability of a circuit fault caused by a defect at point u, and is given by
We then obtain A c = Z u2C S(u)du (9) Let us assume that (u; r) is monotonic in r; that is, if a defect of size r at point u results in a circuit fault, then a defect of size r 0 > r at the same point will also result in a circuit fault. Further, let r c (u) denote the critical radius at point u, i.e., the minimal size of a defect causing a circuit fault at point u. r c (u) = min r f (u; r) = 1g
This will simplify the formula for S(u) resulting in
By now the problem of calculating the critical area A c has been reduced to that of calculating the critical radius at each point of the layout, since the integral in equation (10) can be pre-calculated for several values of r c . In practice, if a simple formula like (5) is used, then its integral can be represented in a closed form. In order to be practical, let us consider the area of the layout as a set of grid points, each of which may be either empty or belong to a shape in the layout. The grid resolution is , which has to be small enough to cover all signi cant shape variations. We denote by ju u 0 j the distance between the points u and u 0 . (Although we use the Euclidean distance in this paper, the theory holds for other measures as long as the triangle inequality holds.) Also, we denote by r i (u) the distance from u to the ith nearest shape of the layout; we will be interested in r 1 (u) and r 2 (u), the distances to the nearest and second nearest metal polygons, respectively. From the above de nitions the critical radius at point u is the radius of the smallest circle around u that covers points from two (or more) polygons, hence r c (u) = r 2 (u).
The corollary of the following theorem states that the critical radii of two points cannot di er by more than the distance between these points. The proofs of Theorem 1 and Corollary 1 can be found in the appendix. Note that the same arguments that are used in the analysis of short-circuit type defects can also be used for open-circuit type defects, by considering the borders of conducting shapes rather than the shapes themselves, as shown in Figure 4 . This is achieved in the following way:
1. For each net N i , replace its polygon by several edges named N 1000i ; N 1000i+1 ; : : :.
2. To the resulting layout, apply procedure YMAP but look for \shorts" only between nets whose index di erence is smaller than 1000. (It is assumed arbitrarily that the number of edges in a polygon is smaller than 1000). In ALG2, shown in Figure 2 , we perform an exhaustive search for only one point. Then, for all the other points we need only scan a ring whose radius cannot exceed the edge of the cell, and whose width is 2 . Hence, the worst case complexity of running ALG2 on the whole cell is O WH= 2 1:5 which implies that, in the example above, ALG2 is 1000 times faster than ALG1. A more sophisticated analysis leads to an even better bound of O WHr c = 3 where r c is the average critical radius of the layout. It is interesting to note that the complexity is inversely proportional to the layout density; as the number of shapes grows, r c decreases, as does the complexity of ALG2.
Using equations (9) and (10) above, and the procedure ALG2 to calculate r c (x; y), the sensitivity and critical area for an arbitrary cell can be approximated as depicted in Figure   3 . In order to get a good approximation for A c , one must choose a such that (1) is small enough so that we will not miss any signi cant variation in the critical radius between grid-points and, (2) the number of test-points, given by WH= 2 , is not too large in order to keep the algorithm e cient in time and space. The following theorem shows the linkage between and the maximal error: This implies that YMAP is a polynomial complexity approximation scheme.
Implementation and Results
YMAP was implemented in the C programming language, and run on an RS/6000 IBM workstation. It has been integrated into the IBMS design system 6]. Figure 6 shows examples of metal polygons with the corresponding defect-sensitivity maps for short-circuit faults.
Usage of the YMAP Algorithm
The values calculated by the algorithm can be used in two ways:
1. Yield-Meter: for a given layout cell L, compute the critical area, then use equation (1) to evaluate the yield of the cell.
2. Yield-Pointer: Draw a`topographic map' of L, such that the intensity of color at point u is proportional to S(u) as de ned in equation (8) (See Figure 6 ).
If Y (L) is too small, one can use the sensitivity map to nd how the yield can be improved.
Comparison With Other Yield Estimators
We compared the YMAP program to two yield simulators: VLASIC ( 20] , 21]) and SCA ( 15] , 16]). Simple layouts were considered for which analytic formulas of the critical area could be derived. For each such layout, we ran YMAP, VLASIC and SCA for several time limits, and then compared the results. The time limit was set by either the number of defects (VLASIC), the step size of the defect radius (SCA), or the grid size (YMAP). The results are normalized, i.e., we take one case as having unit critical area and then normalize the other cases accordingly. This was done for two reasons. First, it is important for an interactive yield simulator tool to be able to compare several layout con gurations for their predicted yield. Second, the three programs have quite di erent assumptions on units of area, defect size etc., and this`numerical noise' may be ltered out by normalization.
Test Case 1: Short-Circuit Faults in Two Parallel Lines
For the case of short-circuit faults between two parallel lines (see Figure 7 ) of width W spacing S and height H, with defect distribution as in (5) (13) where (2W + S) and H are the horizontal and vertical dimensions of the cell, respectively, and R max is the maximum possible radius of a defect for the given layout. In Table 1 we compare the convergence speed of the three algorithms, that is, how fast each algorithm converges to the precise ratio of A c (par 2 )=A c (par 1 ) where par 1 ; par 2 are two cells with parallel lines but di erent S; W combinations. The advantage of using YMAP is demonstrated in Figure 11 , where the convergence rates of the programs are compared graphically.
Test Case 2: Short-Circuit Faults for Two Implementations of a NAND
In CMOS design it frequently happens that several topologies can be used for the same circuit. Figure 8 shows two possibilities for the wiring of a NAND gate, together with their corresponding defect-sensitivity maps. The rst, nand1, is wired in a straight-forward manner while in the second, nand2, the yield has been taken into account and the spacing between wires was increased as much as possible. This modi cation, which does not cost any additional area, has reduced the critical area in the M1-layer by more than 31%.
The error in the ratio A c (nand1)=A c (nand2) is based on the value calculated by VLASIC in a very long run (4 10 7 random defects). See Table 1 and Figure 11 for the convergence rates of YMAP, VLASIC and SCA.
Test Case 3: Short-Circuit Faults for Two Implementations of the WP-logic Cell
WP-logic is a large cell with 73 transistors and fairly complicated metal routing. Figures 9 and 10 depict two possible implementations of the wiring with the corresponding defect sensitivity maps. In the original design (wp1), wires have been put on a prede ned grid, while in the second implementation (wp2) an e ort has been made to achieve a better spacing, which results in a 21% reduction in critical area of the M1-layer.
Here again, the error in the ratio A c (wp1)=A c (wp2) is based on the value calculated by VLASIC in a very long run. The convergence rates are depicted in Table 1 p N , where is the number of gridpoints. However, our bound on the error (see Equations (11) and (12)) is deterministic and hence, guaranteed to be satis ed while in Monte-Carlo methods one may have signi cant deviations in the rst period of computation. These random deviations also explain the non-monotonicity in VLASIC behavior in some of the above examples. On the other hand, the SCA algorithm has quite a good error bound, but with no error-time tradeo while in YMAP one can achieve any level of accuracy at the cost of additional runtime. It also turns out that if we calculate r c only for a subset of the grid-points, and interpolate for the others, then the time complexity reduces sharply but the error increases only slightly. The reason for this seems to be that the function r c (:) is Lipschitz continuous and hence can be approximated by a relatively small number of samples.
Besides the computational complexity, we feel that YMAP suggests a di erent way of thinking for a layout designer due to its good visual feedback.
Another point of interest is the generalization to three dimensional defects. For such defects, the concept of critical area can be naturally extended to that of critical volume (see 14]). Currently, our program implements the algorithm for planar, single layer defects.
However, it is straight-forward to generalize it to 3-D objects, by using an (x; y; z) lattice rather than the planar one.
Conclusions
All three algorithms (VLASIC, SCA and YMAP) eventually reach the correct results. It seems that the Monte-Carlo procedure used by VLASIC requires many more iterations for the results to be precise. On the other hand, SCA and YMAP rapidly converge to their nal result (YMAP's speed is somewhat better), and are deterministic, so a single run is su cient.
Probably, the VLASIC approach is more suitable for a whole chip analysis when a long, batch type execution is acceptable. YMAP, on the other hand, can be more useful as a part of a cell/macro CAD system, when a physical design engineer needs a fast and precise yield prediction of his/her layout.
If the chip is a memory unit built from a repeated basic block, then YMAP constitutes a very e cient tool. Another advantage of YMAP is that it provides a deterministic bound on its error, so the user has a better knowledge about the precision of the results. r 1 (u) r 1 (u 0 ) < u u 0 (16) In just the same way, by interchanging u and u 0 , one can get r 1 (u 0 ) r 1 (u) < u u 0 (17) and, all in all r 1 (u 0 ) r 1 (u) < u u 0 (18) All the above arguments apply to r 2 as well as for r 1 . Hence we also have r 2 (u 0 ) r 2 (u) < u u 0 (19) QED.
As explained before, the critical radius at point u is r c (u) = r 2 (u). It is implied by the theorem that any point that may a ect the critical radius of point u is in one of the rings v j r 1 (u 0 ) u u 0 jv uj r 1 (u 0 ) + u u 0 v j r 2 (u 0 ) u u 0 jv uj r 2 (u 0 ) + u u 0 as sketched in Figure 13 . Hence, Corollary 1 follows.
Another corollary of Theorem 1 is that r c has a bounded derivative:
Corollary 2 : Denote an arbitrary unit vector by p. Then 8u : d dp r c (u) 1
Proof: By de nition d dp r c (u) = lim p!0 r c (u + p) r c (u) p
Using Theorem 1 we know that 8u : r c (u) r c (u 0 ) u u 0 By setting u 0 equal to u + p we complete the proof.
QED.
Substituting a typical value of p = 3, and using the fact that the critical radius of any point cannot be smaller than half the minimal ground-rule, we get (20) where r g is the minimal distance between shapes at the layer under consideration. QED.
Critical Area for Two Parallel Lines
Consider the case of two parallel lines with width W, separation S and height H (see Figure 7) . It has been shown (e.g., 4]) that the critical area for radius r is A c (r) = 
